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Abstract
© 2018 IEEE. Asynchronous combinational circuits with feedback containing linear units over
GF(3) are considered. Using a special scheme designs one can create controlled true random
generators. The offered generators can be utilized as a part of built-in security systems.
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